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Network-On-Chip (NoC) is becoming a promising paradigm for core-based VLSI
systems. NoCs rely on an on-chip network to provide high performance communication
among cores. Testing of NoC-based VLSI systems poses considerable challenges,
especially for the testing of the network components, e.g. routers and interconnections.
This thesis presents a new method for testing the routers in a packet switch on-chip
network. The method relies on a progressive reuse of the network resources for test data
transportation, which can significantly reduce overall test cost.
This thesis first presents a scheme for router testing by progressively reusing the
network. Possible test wrapper architecture is then depicted to show necessary
requirements on wrapper implementation.

Next, a new test-scheduling algorithm is

presented. This algorithm integrates router testing with core testing such that the two
processes can be carried out simultaneously.

This resulting test time is reduced. Finally,

experimental results on ITC '02 SoC benchmarks arc presented to show the effectiveness
of the proposed method. Compared to the previous scheme based on the use of boundary
scan, the new method in this thesis leads to substantial reduction on test application time
of the system. It also helps reduce hardware overhead and A TE pins.
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Chapter 1
Introduction
This thesis presents a plan for testing routers and cores on Network-On-Chip

(NoC)

systems. It is important to understand the foundation of NoC before detailing the
specifics on router and core testing.

1.1

VLSI and System-On-Chip
Very Large Scale Integrated (VLSI) is the primary design paradigm for today's

integrated circuits (ICs). As design and processing techniques improve, design
complexity continues to increase and device size has decreased significantly.

It is now

possible to integrate ten or hundreds of millions of transistors on a single silicon chip.
VLSI design has allowed for the introduction of System-On-Chip (SoC). An SoC
integrates various functional blocks, such as microcontroller and memory units, input and
output interfaces, and digital signal processing (DSP) units, all known as cores. on a
single silicon chip. The use of SoC design diagram substantially reduced design cost
increased performance and led to short time to market of VLSI systems. It also helps to
protect Intellectual Property (IP). However, SoC has also brought about new problems.
Among them are increased clock skew, long wiring delays. high power/energy
dissipation, and complicated designs. For example, interconnection wires from one core
to another could be very long, which creates problems with heat and power dissipations,
as well as signal delays from the source to the destination. The more complex the SoC is,
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the more wires and connections and are needed and system performance is significantly
limited.
As the number of cores in an SoC increases, interconnection has become the new
bottleneck of system performance.

It has been shown that traditional point-to-point and

shared-bus architectures can no longer provide the future SoCs with scalable performance

[ l, 2, 7].

1.2 Network-On-Chip
Network-On-Chip (NoC) has been introduced as a promising interconnection
architecture of the next generation of SoCs. The basic idea of NoC is similar to the idea
behind a computer network. An NoC consists of a set of cores and routing mechanisms,
or routers in the case of a packet-switched network infrastructure.

In a packet-switched

implementation, each router in an NoC is connected to other routers in a matrix
formation. figure l gives an example of a conceptual NoC.

Router---

Router

Router

Router

Figure 1: NoC Example
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As presented in [7], NoCs typically use the message-passing communication
model. Again, similar to a computer network, messages arc sent as packets called flits.
Each flit contains a header, payload (data) and a trailer. The header contains information
to form a path between the source and destination, the payload contains the data for the
destination to receive, and the trailer contains information for parity or for a cyclic
redundancy check (CRC). Packet-based networks provide better utilization of network
resources in an NoC [8].
In addition to topology, NoC is also described by its approaches to packet-based
network in terms of routing, switching, and buffering [9]. Buffering is the mechanism to
store incoming or outgoing messages when the core is busy or output channel is busy,
respectively. The switching mechanism defines what a routers basic duty is, to receive an
incoming packet from the input and transmit this packet on the appropriate output.

The

routing mechanism determines how messages from the source travel to the destination

[8].
In this thesis, all work is based on a packet-switched network introduced in [IO]
implemented in a 2-D mesh topology. XY routing [91 is the routing mechanism.

XY

routing takes advantage of the NoC layout. which is often visualized in a 2-dimensional
mesh topology. This routing algorithm gets its name from the way a path is determined
from the source router to destination router. using Cartesian coordinates to reference the
locations of routers and cores within a NoC. The path is determined by finding the
horizontal path to the destination (X direction), followed by the vertical path to the
destination router (Y direction).

Figure 2 shows XY routing in a conceptual 3x3 NoC.
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(2,0)

(0,0)

(1,0)

(0, 1)

(1,1)

(2, 1)

(0,2)

(1,2)

(2,2)

Source

Destination

Figure 2: X-Y Routing Example

In Figure 2, the lower left hand corner is the source router (0,2) and the upper right
hand corner is the destination router (2,0). The X direction is found first by subtracting
the X coordinate value of the destination location from the X coordinate value of the
source location. In this example, the value of the X direction is 2. If the value is
positive, the direction of the path is to the right. If the value is negative, the direction is
to the left. However, if the value is zero, only the vertical or Y direction is needed. Once
the X direction is found, the Y direction needs to be found in the same manner by
subtracting the Y value of the destination address from the Y value of the source address.
In this case the Y value is a negative 2. This means there are two hops in the up
direction. The resulting X-Y Routing path from source to destination is: (0,2), (1.2).
(2,2), (2, l ). (2,0).
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1.3 NoC System Testing
Although NoC Design has been extensively studied, the testing of NoC-based
systems has not received much attention. Testing of an NoC-bascd system can be
classified as testing the cores and the network infrastructure, specifically the routers.
Algorithms for testing core-based NoC systems have been studied recently in [ 12.
13, 14, 15]. These methods presented for core testing involved assume a bus-based test
access mechanism (TAM) and were mostly limited to time minimization.

A cost

effective bus was proposed in [ 16, 17). This approach considered variables such as
power, chip area for the TAM, and other system constraints in addition to test time
minimization.
NoC router testing has received only limited attention. Prior work [ 18] treats
routers as an individual circuit and applies a traditional boundary scan approach for
testing. This methodology requires additional hardware and input pins for automated test
equipment (ATE). This results in increased cost and test time. As NoC matures. the
design complexity will increase and require more complex testing. This trend demands a
testing methodology involving easier test access and minimized test time.
Testing the routers within a NoC is challenging. In traditional testing. a dedicated
test access mechanism is used to send and receive test data to and from cores. This TA!\ 1
requires additional on-chip hardware that leads to increased hardware overhead and cost.
For an NoC system, however, new approaches have been proposed to reuse the existing
network for testing both the routers and cores. This reuse methodology has been
addressed in [I,

21.

It has been shown that reusing the network for testing not only
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reduces the dedicated hardware used for T AMs, but also reduces the overall test time.
This thesis proposes a new approach to test both cores and routers by reusing the
network already present in an NoC. It shows that progressively reusing the network and
scheduling core and router testing simultaneously, testing time can be significantly
reduced. It also helps to reduce the need for dedicated testing hardware.
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Chapter 2
Router Testing
Before the cores in an NoC can be tested, the network has to be tested fault-free.
Note that this thesis neglects the testing of interconnections, which is relatively easy, but
focuses on the testing of routers.

2.1 Boundary Scan
Boundary scan is formalized as IEEE standard 1149.1. This standard was needed
as a result of newer technologies developing cores with larger pin counts. The standard
specifics protocols for easy test access to individual cores in the system through the use
of dedicated shifted in/out and internal shift registers.
In [5], a router testing scheme for NoC using boundary scan is presented. The main
components include the Test Access Port (TAP) controllers, shift registers and
comparators. The TAP controller provides the interface from the electronic circuit being
tested (cell) to the outside world. The TAP controller sends appropriate test data to shift
registers which are surrounding the core, in serial. These shift registers send the
appropriate test data from the TAP controller to the cell. Output signals from the core
also feed into shift registers which send the output results to a comparator. This
comparator compares the outputs from several cores to determine if the test was
successful r 5 l.
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(a)
Figure 3: Boundary Scan Approaches a) lxl b) 2x2

Two approaches, cell-based and cluster-based, are proposed as shown in Figure 3.
Figure 3a uses boundary scan to test a single router or core by itself. This is known as the
Cell-based approach. An advanced approach to boundary scan involves grouping similar
cores to reduce testing time. Figure 3 b shows a 2x2 group of routers being tested by
boundary scan. This is known as the Cluster-based approach. The procedure to test the
routers (or cells) in a group is similar to the method described above. However, in a
group of routers the testing is done in parallel. Note the comparators required for
analyzing test results on-chip are not shown in Figure 3, but would be connected to the
TAP controllers. The exact size of the groups is determined by several factors such as
the number and size of the cells, the cost of the circuitry to test the group, and the ability
to determine the location of a fault, or failed test [ 5 J.
There arc some disadvantages to the boundary scan approach. First. additional
hardware is required for A TE pins and internal shift registers. Boundary scan results in a
large test time since test data is sent to the shift registers in serial. As NoC design
matures, routers may require more complex testing for future additional capabilities such
as improved routing and switching schemes [ 6].
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2.2 Router and Input Reuse
This thesis proposes reusing the routers in a NoC for testing the router
infrastructure. This approach is similar to the approaches discussed in [I, 2J. Automatic
test equipment (A TE) sends test data in packets to the router through the input pins.
These packets are routed through the internal routing infrastructure and channels, until
the test packet reaches the destination router. All routers are assumed to be surrounded
by a small amount of additional circuitry so called test wrapper. This wrapper accepts the
test data from the A TE and applies the test data on the router, configured in test mode.
The wrapper receives test data in packets called flits (flow control units). Each flit is a
section of a complete packet containing a header, payload and a tail. The header contains
control information for the wrapper to be properly configured in a specific test mode, the
payload contains test data for the router, and the tail defines the end of the packet. The
response of the test can be sent back to the A TE or processed on the chip. Figure 4
illustrates wrappers accepting test data and transmitting the test response through two
input ports.
Test

Input
port I

Input
port 2

Test

~+;;..;,,,,_,;~~

32-bit

ITilfII
Figure-': Router Testing with Wrapper
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Reusing the input ports and routers to test the routing infrastructure, provides
significant advantage over the method using boundary scan. Reuse provides parallelism
for the testing procedure. Since the routers and channels are being used to send the test
data, the available bandwidth is equal to the size of the channels. In this example, the
channel size is 32 bits, which is wider compared to boundary scan, test data is delivered
from the TAP to the shift registers in serial. It is easily seen that testing the routers in
parallel with large bandwidth allows the total test time to be significantly reduced. In
addition to reduced test time, the amount of additional hardware is also limited only to
the size of the wrapper [6]. There is no requirement for dedicated ATE pins or on-chip
hardware as used in boundary scan.

2.3 Test Wrapper Architecture
The wrapper used in router testing needs to integrate additional functions in
addition to the IEEE Pl500 compliant wrapper architecture [3]. It is possible for the
wrapper to be integrated to include the router and the core, rather than only the router as
assumed above. This implementation could simplify hardware and reduce cost. An
example of this integrated wrapper is shown in Figure 5.
The main additional functions needed by the test wrapper are packing and
unpacking. These are not specified by the Pl 500 standard, but are required for both
testing and functional mode. This wrapper accepts the flits from the A TE and unpacks
the control and test data to be used by routers and cores. With this information
determined, the testing would then he carried out according to the P 1500 standard.
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,..- --------- --,
' P 500 compl mt'
Wrapper
To

From
adjacent
routers

adjacent
routers

Figure 5: Wrapper Example for Core and Router

When a test response is ready to be transmitted, the response data must be
assembled in the form of a packet before being sent to its destination through the network
infrastructure. This may not be required for router testing if the response is handled on
chip. However, the packing function is needed for core testing as the response is sent to
an output port [ 6].

2.4 Router Testing Algorithm
The algorithm for testing routers is based on a progressive reuse of the routers for
testing. First, the routers connected directly to the input cores are tested. It is assumed
that the test responses can be processed on-chip. Therefore the output ports are not used.
Next. neighboring routers are idcnti tied and tested as a group. Note that these routers are
now accessible from the input ports. After this group is tested, another group of routers
that arc accessible arc selected. Therefore every time a group of untested routers that can
be directly accessed from the input ports, or through the tested routers, are being tested.
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This process continues until all routers are tested. Figure 6 shows a generic test process
using this progressive grouping. Different numbers are used to indicate routers in a
different group.

Figure 6: Router Testing Groups a) Multicast b) Unicast

It is important to note that the scheme shown in figure 6a assumes a multicast
network, where test data can be routed from one source router to multiple destination
routers. In case of a unicast network, where one source can access only one target. more
groups are needed. This is shown in Figure 6b.
Figure 7 shows an example of a NoC with four inputs. The matrix is based on the
d695 benchmark from the ITC'02 benchmarks, which will be discussed in the future
chapters. The numbers shown on this figure arc not the router groupings as shown in
Figure 6. The numbers on Figure 7 show the groupings of the routers that arc actually
tested by an input.
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3

5

2

4

1

1

(Input 2)

(Input 3)

3

2

1
(Input 1)

2

1
(Input 4)

2

Figure 7: 4 Input Router Testing Groups

Figure 7 shows group 1 containing 4 routers directly accessible from the input
ports.

This group will be tested first. The four routers in group 2 are then directly

accessible through the tested routers in group 1. Note there are only 4 routers in group 2.
This is due to the assumption of a unicast network hence each group can only have a
maximum of 4 routers. In group 3, the three shaded routers could be tested. However,
the XY routing causes a conflict on the use of the channels. Therefore, only two routers
can he tested in this group while the third will he tested in group 4. For the same reason,
only one router can be tested in groups 4 and 5. There routers are the group of routers
directly connected to the input cores. These routers arc always tested first. There are
also 4 routers shown in group 2.
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Chapter 3
Combining Router Testing and Core Testing
It can be seen that core testing and router testing are based on the reuse of the
network. Moreover, the two processes can be integrated such that routers and cores can
be tested simultaneously, and test time can be further reduced.

3.1 Core Test Scheduling
Core test scheduling algorithms in NoC are presented in [I, 2]. A straightforward
method of testing the routers and cores is to test all routers before scheduling any cores.
The scheduling algorithm presented in [I, 2] assumes the network infrastructure is fully
functional or has already been tested in this manner. The pseudo code in Figure 8
demonstrates how core testing is scheduled once all routers have been tested.
The first step is sorting all cores in the NoC in decreasing order of test time,
hoping that scheduling cores with a longer test time first can lead to Jess test time. Step 2
permutes the orders of the 1/0 pairs and the best result is selected from all permutations.
For each permutation of 1/0 pairs, all cores arc attempted to be scheduled. For each core.
the algorithm examines all 1/0 pairs to find a free pair. If no free I.'O pair is available, the
current time is updated and the algorithm repeats the search for a free L'O pair. Once a
free 1/0 pair is found. the path is checked for availability.

Even if a free 1/0 pair is

available, the path from the input to the core and from the core to the output can still he
blocked if a channel along the path is currently heing used for another test (channel
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conflict). If there is a free 110 pair but the path is blocked, the algorithm will select the
next core for scheduling. If all cores have been attempted at the current time but the path
is always blocked, the current time is updated and the algorithm restarts at line 6.

I. Sort cores in decreasing order of test time;

2. Permute all possible orders of 1/0 pairs;
3. For every permutation
While there are unscheduled cores
4.
For each unscheduled core
5.
Find a free I/O pair;
6.
If no free 1/0 pair
7.
Update current time, repeat from 6;
8.
9.
Else
10.

11.
12.
13.
14.

15.
16.

Check the corresponding routing path;
If path is blocked
If all cores have been attempted
Update current time, repeat from line 6;

Else
Try next core on the list;

Else

17.
assign core to the path, update time labels;
18. Update time labels.
Figure 8: Core Scheduling Pseudo Code

A successful scheduling results from a free I/O pair being found for a core with an
available path. Each successful scheduling is completed by updating time labels on the
appropriate l/O pair, core and channels used for this test. This insures the l/O pair, core
and channels will not be used again until this particular core has been tested. This
process continues until all cores have been scheduled.

3.2 Integrated Router and Core Scheduling
. The algorithm in the last section can be improved to integrate router and core
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testing, allowing core scheduling to take place concurrently with router testing. In Figure
6, one can observe that after group 3 a path is free from Input 1 to Output 1 and from
Input 2 to Output 2, with all routers on these paths tested. Therefore, cores on these paths
can be tested from this point of time, along with the remaining untested routers. An
improved algorithm is shown in Figure 9. Note this schedule algorithm is referenced as
an algorithm, but does not guarantee the most efficient schedule in all cases. However, in
all cases a schedule will result.
1. Sort cores in decreasing order of test time;
2. Permute all possible orders of 110 pairs;
3. For every permutation
4. Do router testing while no free routing path for core testing
5. While router testing unfinished and at least at least one l/O pair
used for testing routers
6.
While there are unscheduled cores
7.
For each unscheduled core
8.
Find a free 1/0 pair;
9.
If no free 110 pair
Update current time, repeat from 6;
10.
Else
11.
Check the corresponding routing path;
12.
13.
If path is blocked
14.
If all cores have been attempted
Update current time, repeat from line 6;
15.
Else
16.
17.
Try next core on the list;
18.
Else
19.
assign core to the path, update time labels:
20. Update router status, update time labels.
Figure 9: Integrated Router and Core Scheduling Pseudo Code

Since routers need to be tested before cores can be scheduled, there is a period of
time before core scheduling where only routers arc scheduled, shown by line 4 in Figure
9. This is extremely similar to the router testing algorithm previously presented in

17
Chapter 2. Herc the routers directly connected to the input ports are tested first. Routers
continue to be grouped and tested as described earlier. The difference is seen when an
output router is tested. This signals an 1/0 pair may be available to test cores and the
algorithm starts a combined phase, where routers and cores are scheduled simultaneously.
This combined phase, beginning on line 5 of Figure 9, first attempts to schedule a
core on any possibly free 1/0 pair. The core scheduling is performed similarly as
described in Figure 8, but some exceptions are made. First, this algorithm always
reserves at least one l/O pair for testing routers. Therefore in a NoC with 4 I/O pairs, a
maximum of 3 I/O pairs at any time can be used to schedule cores until all routers have
been tested. Secondly, after an attempt to schedule each cores is complete, the previous
algorithm would simply go back to searching for free I/O pairs. However, in this
integrated approach, the free I/O pairs are used to schedule untested routers. This allows
both routers and cores to be scheduled simultaneously.

This concurrent testing continues

until all routers have been scheduled. After that, all I/O pairs arc used for core
scheduling and the core scheduling algorithm described in section 3.1 is used until all
cores are scheduled.

Figure 10: Integrated Core and Router Scheduling Example
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Figure 10 illustrates this integrated algorithm. Groups l, 2, and 3 are groups of
only routers being scheduled, corresponding to line 4 in Figure 9. Once group 3 has been
scheduled, there are 2 110 pairs available since the routers on Input 1, Input 2, Output 1,
and Output 2 have all been tested. This begins the combined phase of the algorithm.
Only one 110 pair can be used to schedule cores while the other 110 pair is used to
schedule the cores marked with numbers 4 through 9. Assuming Input 2 and Output 2
are used as a pair, they will be used for core testing. This 1/0 pair could be used to
schedule any core as long as the required routers are tested and there is no resource
conflict. An example of available cores would be the cores attached to the routers along
the bottom of Figure l 0.
While this 1/0 pair is used for scheduling cores, Input I and Output 1 are
continually schedule the routers in the top two rows marked 4 through 9. Once these
routers have been scheduled, router scheduling is complete and only cores are being
scheduled. Both 1/0 pairs are used for scheduling the remaining cores until all cores are
scheduled.

0
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Figure 11: Integrated Router and Core Scheduling on d695

I
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Figure 11 illustrates the integrated scheduling through an example. The data was
gathered from simulation results based on the d695 benchmark, using 4 1/0 pairs. This
benchmark and others arc discussed in the next chapter. It can be seen that the entire
scheduling can be viewed as a three stage process: router only testing, router and core
concurrent testing and core only testing. Idle time is represented by the shaded areas.
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Chapter 4
Experimental Results
In this section, experiments are performed to examine the improvement of the
proposed reuse method over the boundary scan approach as well as the integrated
scheduling over the separate scheduling schemes.

4.1 ITC '02 Benchmarks
The benchmarks used for these simulations were first presented at the IEEE
International Test Conference (ITC'02) in October 2002. These benchmarks arc provided
and updated by companies such as Hewlett-Packard. Faraday Technologies. Texas
Instruments and Philips Semiconductors and Universities such as Duke University and
University of Stuttgart. The benchmarks include the number of cores. routers. inputs.
outputs and length of chains and tests for each core.
There were 4 main benchmarks used in the experiments: d695, gl 023, p22810, and
p93 791. The d695 benchmark is a 4x3 network containing 12 routers and I 0 cores,
contributed by Duke University. An example of this benchmark using NoC architecture
with 2 1/0 pairs is shown in Figure 12. Note that the groups of routers are numbered in
the order of testing.
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Figure 12: Possible NoC Architecture for Benchmark d695

The g I 023 benchmark is a 4x4 network containing 16 routers and 14 cores,
contributed by the University of Stuttgart. An example with 3 110 pairs is shown in
Figure 13.
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Figure 13: Possible NoC Architecture for Benchmark g1023
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The p22810 benchmark is a 4x6 network containing 24 routers and 23 cores,
An example with 4 1/0 pairs is shown in Figure

contributed by Philips Semiconductors.
14.
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Figure 14: Possible NoC Architecture for Benchmark p22810

The p93791 benchmark is a 3x5 network containing 15 routers and 14 cores,
contributed by Philips Research. An example with 2 1/0 pairs is shown in Figure 15.
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Figure 15: Possible NoC Architecture for Benchmark p93791
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4.2 Simulation Results
Two Simulations were run to compare testing times. In the first group of
simulations, the router grouping approach presented previously in this thesis is compared
to the boundary scan approach. These methodologies were used to simulate testing all
routers in each of the four benchmarks.
The results of the simulations are shown in Table I. Each benchmark was
simulated for 2, 3, and 4 1/0 pairs. A percentage is given showing the increase in test
time using the new algorithm compared to the boundary scan approach.
d695
If of I/Os Boundary Scan
2/2
65970
313
65970
414
65970
1gl023
If of l/Os Boundarv Scan
2/2
34763
313
34763
414
34763
1r22s10
tt of I/Os Houndarv Scan
2/2
306525
313
306525
414
306525
1)93791
II of I/Os Boundary Scan
2/2
1999300
313
1999300
414
1999300

Network Reuse Percentage of Reduction
26376
60.02%
22608
65.73%
71.44%
18840
Network Reuse Percentaue of Reduction
28616
17.68%
21462
38.26°10
14308
58.84%
Network Reuse Percentage of Reduction
295992
3.44%
197328
35.62%
147996
51.72~0
Network Reuse Percentage of Reduction
1311119
34.42%
1006698
49.65'%
770046
61.48%

Table 1: Boundary Scan Comparison

The results in Table I show network reuse reducing the total test time when
compared to the boundary scan approach. These simulations show the reduction in test
time can be as high as 61 %!
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In the second simulation, router testing is scheduled separately from core testing,
i.e., the system test time is a sum of the two. The third simulation was based on the
integrated algorithm. This tests routers with all inputs until an output was available for
an 1/0 pair to test cores. Once such an 1/0 pair was found free, the concurrent testing of
routers and cores can begin. Both simulations were run for 2, 3, and 4 110 pairs resulting
in 6 total simulations for each benchmark. Tables 2 and 3 list the simulation results by
benchmark and number of 1/0 pairs for the second simulation and the third, respectively.
In Table 2, we set the router testing time required for a router to the average of the
testing times of all the cores. While in Table 3, smaller routers arc assumed. whose
testing time is 1/10 the average of the testing times of all the cores. For each benchmark.
we show the separate testing time for routers and cores and then the combined testing
time when the integrated scheduling is used.
As shown in the results, the integrated algorithm docs show an improvement over
the straightforward approach. In almost every case. the testing time for the integrated
algorithm is either comparable to router testing separate from core testing, or much less.
This improvement of the integrated algorithm is shown as a test time reduction
percentage.
Table 3 shows slightly different results. This time there is still improvement using
the new algorithm compared to the straight forward algorithm for benchmarks d695 and
gl 023. Ilowever, for the other two benchmarks, p228 l 0 and p93 79 l, almost all
simulations were worse for the new algorithm compared to the straight forward
algorithm. This can be seen by viewing the test time reduction percentage. The p228 l 0
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and p93 791 benchmarks use cores with longer core test times. These longer core test
times cause problems when scheduling cores and routers simultaneously.

Router Test time= 3768
0695
21/0
3 io
4110
TIME
Separate Combined
Separate Combined
Separate Combined
Routers only
22608
18840
26376
Cores only
13412
10705
18869
Combined
29651
41509
22703
Total
29651
41509
295451
360201
22703
452451
17.68%
Test Time Reduction
23.16%
8.26%
Router Test time= 3577
21/0
4 10
3 L'O
Separate Combined
TIME
Separate Combined
Separate Combined
14308
Routers only
28616
21462
Cores only
25062
17925
16489
30797
Combined
53914
37525
Total
53914
30797
536781
37525
393871
307971
Test Time Reduction
-0.44%
0.00%
4.73%

Gl023

Router Test time = 24666
P228l0
21/0
3 1/0
41'0
TIME
Separate Combined
Separate Combined
Separate Combined
Routers only
295992
197328
147996
180905
Cores only
271384
150921
Combined
575532
361392
284396
Total
575532
3782331
28-t3%
5673761
361392
2989171
-1.44%
Test Time Reduction
4.86%
4.45%
Router Test time = 87391
P93791
21/0
3 LO
410
TIME
Separate Combined
Separate Combined
Separate Combined
Routers only
436955
699128
524346
Cores only
333091
611991
482352
Combined
1311119
739499
1086053
Total
13 I I I 19 10066981
739499
1086053
7700461
13111191
Test Time Reduction
0.00%
-7.88%
3.97%

Table 2: Simulation Results Using Complex Router Architecture
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Router Test time= 376
3 )/0
21/0
0695
4 i.o
TIME
Separate Combined
Separate Combined Separate Combined
Routers only
2632
2256
1880
Cores only
18869
13412
10705
Combined
21314
14732
11457
Total
21314
14732
2150 II
156681
125851
11457
Test Time Reduction
0.87%
5.97%
8.96%
Router Test time= 357
41/0
3 1/0
TIME
Separate Combined Separate Combined
Separate Combined
Routers only
1428
2856
2142
Cores only
16489
25062
17925
Combined
20067
17917
27902
179171
17917
Total
27902
20067
279181
200671
Test Time Reduction
0.06%
0.00%
0.00%

CI023

2110

Router Test time= 2466
3 )/0
P22810
2 110
4 J'O
Separate Combined
TIME
Separate Combined Separate Combined
Routers only
29592
19728
14796
Cores only
271384
180905
150921
Combined
200990
300938
158319
Total
3009761
200990
300938
2006331
158319
1657171
Test Tune Reduction
0.01%
-0.18%
4.46%
Router Test time = 8739
2 110
31'0
4 lO
TIME
Separate Combined
Separate Combined Separate Combined
Routers only
69912
52434
43695
Cores only
611991
482352
333091
Combined
681903
385525
538414
Total
681903
38552:'
6819031
5347861
538414
3767861
Test Time Reduction
0.00%
-2.32%
-0.68%
P93791

Table 3: Simulation Results Using Simple Router Architecture

Among other reasons, anytime there is a conflict due to a core being tested, the
conflict is present for a longer time due to the longer length of the core test. for the
benchmarks containing shorter core test times, the conflicts would not be present for
long, allowing for more optimal simultaneous testing.
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Chapter 5
Future Work
The integrated algorithm presented in this thesis does show improvement when
scheduling routers and cores simultaneously.

However, the scheduling algorithm for

router and core testing is only part of the whole that makes NoC. In the area of testing,
there are still technologies which must be developed and possibly standardized to
minimize test time and cost. Future developments must take into account or overcome
certain obstacles which cannot be controlled.

5.1 Possible Improvements
The integrated algorithm presented in this thesis shows an improvement over the
straightforward algorithm, but there are some areas that could be improved upon to
maximize efficiency and minimize testing time and cost. The pictorial view of the
integrated algorithm shown in Chapter 3, Figure 11, shows some idle time in the middle
of the time line. If possible, the overall test time will be reduced if this idle time is
minimized or, if possible, eliminated. This could possibly be achieved by using a method
which prioritizes routers from the inputs to the outputs, forcing these routers to be
scheduled first. This would provide a free 1/0 pair as quickly as possible, allowing core
scheduling to begin sooner. The current core scheduling algorithm could be used since
this algorithm attempts to schedule cores with longer test times first.
In addition. this new method could he furthcr improved by allowing 1/0 pairs to
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change. For example, iflnput I and Output 1 form an 110 pair, it may be more efficient
to use Input I and Output 2 to schedule a specific core. One possible reason is that Input
1 and Output 2 provide a shorter path, resulting in fewer conflicts for future core and
router scheduling as well as overall test time reduction.

5.2 Uncontrolled Obstacles
There are some conditions which often cannot be improved upon. One example of
this is the location of the inputs and outputs. Often the location of the inputs can prevent
one input from testing a router or core simply because of its location within the NoC. For
example, if a certain NoC contains multiple inputs in one area on the network
infrastructure, channel conflicts could often occur. One input currently scheduling a
router or a core could have a high possibility of preventing another input close to it from
scheduling a router or core, due to channel conflict. Unfortunately, this situation is at the
mercy of the chip designers who design the chip layout. It is easy to see that the number
of inputs also greatly improves the overall test time. The test time improves when there
are more inputs and paths to schedule routers and cores for testing.
The most important area off uture research is the test wrapper architecture.

The

method this architecture is implemented and designed will be a key to maximizing test
time and keeping hardware overhead to a minimum. l Iardware requirements for the
wrapper can be significantly reduced if a single wrapper is designed for both the core and
its router. This suggestion was discussed in Chapter 2.
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Conclusion
This thesis has proposed a new algorithm for router testing in a NoC system. This
algorithm relies heavily on the reuse of the network infrastructure within an NoC.
Possible wrapper architecture for the router was also presented. Combining the router
and core wrapper into one wrapper can reduce the wrapper hardware and is important in
the reuse of the network for router testing. Finally, an integrated algorithm for
scheduling tests for routers and cores was presented. Simulations were run comparing
results using this integrated algorithm to previous work based on boundary scan. A paper
based on this thesis was also submitted to the Design Automation Conference (DAC) in
Anaheim, CA.
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Appendix A
Sample Simulation Results
These results are the simulation results after running the integrated algorithm using
the d695 benchmark with 2 110 Pairs.

testtime is 6206
testtime is 2507
testtime is 836
testtime is 3863
testtime is 9869
tcsttime is 4605
testtime is 25
testtime is 588
testtime is 5829
testtime is 3359
router test time is 3768
Total core permutation 5040
Core permutation I 000: besttime=4 l 509
Core permutation 2000: besttime=4 l 509
Core permutation 3000: besttime=41509
Core permutation 4000: besttimc=41509
Core permutation 5000: besttimc=4 l 509
Overall Best Testtime=4 l 509
Core 1: start 41369, end 41394, input (1, 2), output (2, 3)
Core 2: start 40781, end 41369, input ( 1, 2), output (2, 3)
Core 3: start 38274, end 40781, input (I, 2), output (2, 3)
Core 4: start 263 76, end 32205, input ( 1, 3 ), output (2, 2)
Core 5: start 28709, end 34915, input (1, 2), output (2, 3)
Core 6: start 18840, end 28709, input (L 2). output (2, 3)
Core 7: start 34915, end 38274, input ( L 2), output (2, 3)
Core 8: start 32205, end 36810, input ( 1, 3 ), output (2, 2)
Core 9: start 40673, end 41509, input (1, 3), output (2, 2)
Core JO: start 36810, end 40673, input (1, 3), output (2, 2)
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Appendix B
Simulation Source Code (Example)
This is the subroutine used to for the router scheduling only algorithm. The code
shown is the entire subroutine without the initialization of variables. This subroutine was
also used for the integrated algorithm, with some minor changes.

while (num_testcd!=ROW*COLUMN)
{

//INPUT TESTING
//check if inputs have been tested
if ( main_matrix[ io[O]->in->x ][io[O]->in->y ]==O)
{
II
cout<<"inputs tested first"<<endl;
for (int cntl =O;cnt I <NUM_IO_HEU;cntl ++)
{
main _matrix[io[ cnt I ]->in->x l[io[ cnt I ]->in->y ]=I;
num_tested++;
chn_timcbound[io[cnt I ]->in->xj[io[ cnt J ]->in->y][O]=cur_time+ROUTER_ TEST_ TIME;
chn_timcbound[io[ cnt 1 ]->in->x][io[cntl ]->in->y ][ J [=cur _time+ROUTER_ TEST_ TIME;
chn_timebound[io[ cnt I ]->in->xl[io[cnt I ]->in->y][2]=cur _timc+ ROUTER_TEST_TIME;
chn_timebound[io[cnt I ]->in->xl[io[cnt I ]->in->y][3]=cur _time+ROUTER_TEST _TIME;
}
cur_ time=cur _time+ ROUTER_ TEST _TIME;
}
//NEIGI IBOR TESTING
else //need to test all neighbors
{
EOG=O;
//find all neighbors that can be tested
for (int qq'""'O;qq<ROW;qq++)
for (int ww=O;ww<COLUMN ;ww++)
if (main_matrix[ww][qq]== I)
{//find neighbors and try to test them
if ((main _matrix[ww][qq-1 ]==0) && (qq-l >~O))
{

EOG++;
rows[EOG]~qq-1;
cols[EOG]~ww;
main _matrix[ ww ][ qq-I ]=2;
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}
if ((main_matrix[ww][qq+ 1 )==O) && ((qq+ I )<=(ROW-I)))
{
EOG++;
rows[EOG)=qq+ I:
cols[EOG]=ww;
main _matrix[ ww )[ qq+ I ]=2;
}
if ((main_matrix[ww-1 )[qq]==O) && ((ww-1 )>=O))
{
EOG++;
rows[EOG)=qq:
cols[EOG]=ww-1;
main_ matrix[ ww-1 )[ qq)=2;
}
if ((main _matrix[ ww+ I][ qq)==O) && ((ww+ I )<=(COLUMN- I)))
{
EOG++;
rows[EOG)=qq:
cols[EOG)=ww+ I;
main _matrix[ ww+ I)[ qq)=2;
}

//ALGORITHM for deciding which input has shortest path
for (inti= I ;i<=EOG:i++) //for each TESTABLE ROUTER LOOP, decide which input should test
it

for (int inputx~O;inputx<NUM _ 10_11EU:inputx++)

I
if (io[inputx )->used== I)
{
II

cout<<"cant use this input"<<io[inputx]->in->x<<","<<io[inputx]->in->y<<endl:
pathIcngthj inputx]= I 00:

else

I
cout<<"trying to test "<<cols[i]<<","<<rows[i]<<"
>x<<", "<<io[ inputx )->in->y< <end I;
if (routers_ tested] i nputx )>O)
pathIcngthlinputx]= I 00:
else
path _Jcngth[inputx ]~ 0:
while (channel __ conflict =O)
II

with input "<<io[inputx)->in-

0

{
!IX DIRECTION

if (cols] i] ==io[ inputx)->in->x)
{} //cout<<"need to testy only"<<endl:
else //need to testy direction of path
{

//first determine if y is < or> than the input
itrcols[i]<io[inputx)->in->x)
/,'must go LEFT

36
{
//for all cols between the input and dest. col, test the paths
for (int k=io[ inputx]->in->x;k>cols[ i]:k--)
{//test the channels between these nodes
if (cur _time>=chn_timehound[k][ io[ inputx ]->in->y][2))
{
if (main_matrix[k-1 J[io[inputx)->in->y)== I)
pathIength] inputx] t +;
else if (main _matrix[k-1 )[ io[inputx ]->in->y )==2)
if (((k-1 )==colsf i])&&(io[inputx]->in->y=~~rows[
{
path _length[inputx ]++;
}
else
{path _lengthf inputx)= I 00;
channel_ conflict= I:}
else
{}

else

{
path _ _length[ inputx]= I 00;
channel __conflict= I;
}

else //must go RIGHT
{
for (int k=iofinputx]->in->x:k<cols[i]:k++)
{//test the channels between these nodes
if (cur_ time>=chn _ timebound[k)[ io[ inputx ]->in->y ][ 0])
{
if (main_matrix[k+ 1 )[ io[inputx)->in->y ]== 1)
{
path_ length] inputx] +t;
}
else if (main_matrixfk + 1 )[ io[ inputx ]->in->y]~~ 2)
if (((k+ 1 )o==cols[ij)&&( iof inputx)->in>y==rows[ i]))
path __ length[inputx]++;
}
else
{path_length[inputx]-100:
channelconflict- I;}
else
{}

else
{

path_ lengthjinputx ]~ 100;
channctconflict= 1;
}

ii))
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II

cout<<"path length [inputx] = "<<path_length[inputx]<<"

testeda2 =

"<<testeda2<<endl;
llY DIRECTION

if (rows[ i]==io[inputx ]->in->y)
{} //cout<<"should not need Y direction"<<endl;
else //need to test Y direction of path
{
//first determine ifY is< or> than the input
if(rows[i]<io[inputx]->in->y) //must go UP
{
for (int k =io[ inputx ]->in->y;k>rows[ i]; k--)
{//test the channels between these nodes
if (cur_ time>=chn _timebound[ cols[i]][k][ I])
{
if (main _matrix[ cols[i]][k-1 )==I)
{

path_length[ inputx]++;
}
else if (main_matrix[ cols[i]][k-1 )==2)
//if ((io[ inputx]->in->x==cols[i])&&((kI )==rows[ i]))

if ((k-1 )==rows[i])
{
path _length[ inputx]++;
}
else
{
path_length[inputx]= I 00;
channel_ conflict= I;}
else
{}

else
II

"<<main_matrix[cols[i]l[k-1
II

cout«"main_matrix[cols[i]J[k-lJ
is
]<<" x.y "«cols[i]<<","<<k-1
«end I;
cout<<"io[inputx]->in->y is "<<io[inputx]->in-

>y<<endl;

(chn_timebound[cols[i]][k)[

path Iength] inputx}= I 00;
channel_ conflict= I;
if
I ]>(cur _time 1 ROUTER_ TEST_ TIME))
{

cur_time~chn_timcbound[cols[i)]lk][
}

else //must go DO\VN
{

I]:
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for (int k=io[inputx]->in->y;k<rows[i];k++}
{//test the channels between these nodes
if (cur_ time>=chn _ timebound[ cols[ ill[ k ][ 3])
{
if (main_ matrix[ cols[i]][k+ I]== I)
{
path_length[inputx]++;
}
else if (main_ matrix[ cols] il][k+ I ]==2)
//if (( io[ inputx ]->in>x==cols[i])&&((k+ I )==rows[i]))
if ((k+ I )==-rows[i))
{
path_length[ inputx ]++;
}

else
{path_length[inputx)=l
channel_ conflict= I;}

00;

else
{}

else

(chn __ timebound[cols[i)][k][3)>(cur

{
path_length[inputx)= I 00;
channel_ conflict= I;
if
_tirne+ROUTER_ TEST_ TIME))
{
cur_ time=chn _tirnebound[ cols[ i))[k l[ 3 l:
}

tcstcdaz=O:
cout<<"input "<<io[inputx]->in->x<<","<<io[inputx)->in->y<<"
"<xpath length] inputx)<<" to "<<cols[ i]<<" ,"<<rows[i]«endl;
Ii
cout<<"output is"<<endl;
I*
for (int q··O;q<ROW;qH)
II

for (int w=O;w<COLUMN;wt-<-)
{

cout<<main _matrix[ w ][ q ]<<" ":
}

cout<<endl;
}
*!

channel __ contlict= I; //force us out of while statement if no errors found
} //end of while loop for channel __ conflict

has path length of
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//OR PUT IT HERE
testeda2=0;
channel_ contlict=O;
}//end of inputx IF/ELSE statements
}//end of INPUT FOR LOOP, still in the testable router input

/fl lere we should know the# of channels for each router to get to a certain router to test
//determine which input should test this router
//copy the array to a different array to be sorted
for (int t=O;t<NUM_JO_HEU;t++)
{
path _length_ sorted[t]=path _Icngth[t ];

//I3UBBLE SORT!!
for (int i7=0;i7<NUM_IO _HEU-J ;i7++)
{
for (int j=O; j<NUM_IO _l-IEU-l-i7; j++)
if (path_length _ sortedjj+ I] <path _length_ sorted Li])
{
tmp = path_length_sortedLJ];
path_ Iength_sortedLi) =path_length _sorted Li+ I];
path_length __ sortedjj+l ] = tmp;
}

//check to see who has the shortest path available
//when found one, compare to see if they are testing the least amount of routers
//if there is a tie, the first input testing the lowest number of routers gets to test another
shortcst_path_input= I 00;
for (int i8=0;i8<NUM_IO_HEU;i8++)
if (path_lcngth[ i8]==path _length _sorted[O))
if (routers_ tested [ i 8] ~=o)
{
if (shortest_path _input== I 00)
shortest_path _input= i8;
else if ( i8>shortest _path_ input)
shortest _path_ input= i 8;
else
{}

II
II
II
11
II

if ((cols[i)==2)&&(rows[

i)==O))

{

cout<<"shortest path input is "<<path_lcngth[shortest_path_input]<<endL
cout< <"routers tested are: "<<routers_ tested[ shortest _path_ input)< <end I;
cout<<"router "<<cols[i]<<'',"<<rows[i]<<"
TESTED BY "<<io[sho11est_path_input]->in>y<<","<<io[shortest_path_input)->in->x<<"
at time "<<cur_timc<<endl;
//at this point we know which input is testing the router
//set lowest __ routers_ tested variable high again
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II)
lowest _routers_ tested= I 00;
//if path_length_sorted[O)== I 00, then that means all paths had conflicts
if ((path _length _sorted[O)< I 00) && (shortest_path_input!= I 00))
{

//here we must "claim" the channels for the amount of time needed to test the router
llY DIRECTION
if (cols[ i]==io[ shortest_path _ input)->in->x)
{} //cout<<"need to testy only"<<endl;
else //need to test x direction of path
{

if(cols[i)<io[shortest_path_input]->in->x)
//must go LEFT
{
for (int k=io[shortest_path _input]->in->x;k>cols[i];k--)
chn _ timebound[k) [ io[ shortest _path _input ]->in>y )l2 J=cur _ t irne+ ROUTER _TEST_ Tl ME;
}
else //must go RIGHT
{
for (int k=io[ shortest __path _input ]->in->x:k <cols[ i ];k++)
chn _ timebound[k ][ io[ shortest_path _input ]->in>y ][ O ]=cur_ time+ ROUTER_ TEST_ TIME;
}

/IX DIRECTION
if (rows[i]==io[ shortest_path_ input]->in->y)
{} //cout<<"no need to claim Y direction"<<endl;
else //need to test x direction of path
{
if(rows[i]<io[shortest_path_input]->in->y)
//must go LEFT
{
for (int k=io[shortest_path _input]->in->y;k>rows[ i];k--)
chn_timebound[cols[ill[k][ I [=cur _time+ ROUTER_ TEST_ TIME;
}
else //must go RIGJ IT
{
for (int k=io[ shortest path __ input]->in->y:k<rows[ il.k+«)
chn timebound[ colsli]][k][3]=cur _time' ROUTER_ TEST_ TIME:

//mark this router as tested!
main_matrix[cols[i]][rows[i]]~3;
//was =I
//mark io as used until after testing this router
io[shortest_path_input]->timebound=cur
_time+ROUTER_ TEST_ TIME;
//mark all its channels as used until this time
chn , timcbound[ cols[ i] H rows] ill[O ]=cur_ time+ ROUTER_ TEST __ Tl ME;
chn_tirncbound[cols[ill[rows[i]][
I ]~cur_time' ROUTER_TEST _TIME;
chn _ timehound[cols[ i]J[ rows[ i]][2 ]~cur_ time+ ROUTER_ TEST_ TIME;
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chn_timebound[ cols[ i]][rows[ i]][3 ]=cur_ time+ROUTER _TEST_ TIME;
//also increase count of total routers tested
num_tested++;
//increase the routers_tested[] of the winner
routers_ tested[ shortest _path_ input]++;
//also output if it is an output
//clear path_length f and routers tested or next round
for (int q l'"'O;q I <NUM_IO_HEU;ql ++)
path_length[ q I )=O;
shortest _path _input= I 00;
}/lend of IF statement
else

//this means a router that could be tested has no valid path
//therefore we set the matrix for that router back to 0

{
main_ matrix[ cols[ i JJ[ rows] i )]=O;
}
}//end ofTESTABLE

//flag the router as untested

ROUTER LOOloop

//number of routers tested per input is cleared for next set of inputs
for (int qi =O;ql <NUM_IO_HEU;q I++)
routers_ tested[ q I ]=O;
cur_time=cur_time+ROUTER_

TEST_ TIME; //increase curtime not sure how to really do this

}//end of else, this is testing neighbors
cout<<"output is"<<endl;
for (int q~O;q<ROW;q++)
{
for (int w~O;w<COLUMN;w++)
{
if (main_rnatrix[ w ][ q]~,,_3)
main_ matrix[ w ][ q ]~I;
II
cout<<main_matrix[w][q]<<"

II

cout<<endl;
}
//cout<<"num tested "<<num _ tested<<endl;
//make sure none are marked used
for (int qi =O;q I <NUM_IO _HEU;q I++)
io[ q I ]->used=O;

II

}//end of router testing WHILE statement
cout<<"curtime is "<<cur_ time<<endl;
exit(O);

";

